Self-testing realizations of asynchronous state machines / by Reisoglu, Salih
Lehigh University
Lehigh Preserve
Theses and Dissertations
1987
Self-testing realizations of asynchronous state
machines /
Salih Reisoglu
Lehigh University
Follow this and additional works at: https://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an
authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.
Recommended Citation
Reisoglu, Salih, "Self-testing realizations of asynchronous state machines /" (1987). Theses and Dissertations. 4777.
https://preserve.lehigh.edu/etd/4777
• 
I' 
I 
• 
SELF-TESTING REALIZATIONS 
OF 
ASYNCHRONOUS 
STATE MACHINES 
SALIH REISOGLU 
A Thesis 
Presented to the Graduate Committee 
of Lehigh University 
in Candidacy for the Degree of 
Master of Science 
• 
ID 
Electrical Engineering 
·Lehigh University 
1987 
I 
ll 
., .. 
• I 
... 
CERTIFICATE OF APPROVAL 
. ..
This thesis is accepted and approved in partial fulfillment of the 
requirements for the degree of Master of Science in Electrical Engineering. 
Date 
Professor in Charge 
Chairman of Department 
•• 
11 
.-
.• 
' 
' 
ACKNOWLEDGMENTS 
I wish to thank Prof. Alfred K. Susskind for all the help he provided for 
the completion of this thesis. Without his guidance and experience, which he 
made available whenever I needed, this research could neither be conducted nor 
completed. 
I Y.'ould like to ackno,vledge the support of RCA Company (Aerospace and 
Defense Division, Moorestown, ~J) who pro\'ided funds for this research. 
Finally, thanks to my parents, Prof.Dr. Safa Reisoglu and Ni gar Reisoglu, 
for their moral support and encouragement. 
- ... 
Ill 
• <, 
Table of Contents 
ABSTRACT 
1. INTRODUCTION 
2. HARDWARE REALIZATION OF ASYNCHRONOUS STATE 
MACHINES 
2.1 ST A TE ASSIGNMENT PROBl-'EM 
2.2 A REVIEW OF S0\1E OlJTSTANDING APPROACHES TO 
STATE ASSIGNivtENT PR0BLE~1 
2.3 A NEW APPRO.~CJI TO THE REALIZATION OF 
AS'r'NCllRO~Ol1S STATE ~1AC11INES 
2.4 COMP.t\RISON OF TJIE NEW APPROACH WITH THE OTl1ERS 
2.4.l Comparison in Term~, of Hardware Requirements 
2.4.2 Comparison in other ~pects 
3. ON-LINE BIST IN ASYNCHRONOUS STATE MACHINES 
3.1 ON-LIN I~ 81ST 
3.2 REVIEW OF SOME O~-LINE 81ST IMPLEMENTATIONS 
3.3 IMPLEi\:1ENTATI0N OF OI\-LINE BIST BASED 0~ Tl1E NEW 
APPRO:\CI1 
3.3. l On-line Checking of the State Transition Circuit 
3.3.2 On-line checking of the input-state change detecting circuit 
3.3.3 On-line checking of the output circuit 
3.4 COMPARISON OF ON-LINE BIST TECI-INIQUES 
4.<0FF-LINE BIST IN ASYNCHRONOUS STATE MACHINES 
4.1 OFF-LINE BIST 
4.2 REVIEW OF SO!\,fE OFF-LINE BIST IMPLEME~T . .\TIONS 
4.3 IMPLEMENTATION OF OFF-LINE BIST BASED ON THE NEW 
AJJPRO.~CH 
4.4 C0~1P.t\RIS0N OF THE T\\iO OFf"'-LINE BIST TECHNJQUES 
1 
3 
7 
7 
8 
11 
22 
22 
26 
27 
27 
28 
32 
33 
39 
40 
41 
42 
42 
43 
48 
57 
5. FURTHER CONSIDERATIONS 59 
5.1 R E.i\LIZ.t\rfION OF S\'NCHRONOUS STATE MACIIINES 59 
· \\'ITI10llT USING FLIP-FLOPS 
5.2 REALIZATION OF ASYNCtIRONOUS STATE l\,t.~CHINES \\'ITH 61 
FLIP-FLOPS 
5.3 SELF TlivfED S\'STEMS 67 
6. CONCLUSION 73 
REFERENCES 76 
Appendix A. A Closer· Look at the Circuits Used in Realizing 78 
the Asynchro11ous State Machines by the New 
Approaches 
VITA 81 . 
• 
JV 
.l 
. '. 
List of Figures 
Figure 2-1: Input change detecting circuit 14 
Figure 2-2: The latch 15 
Figure 2-3: The machine in the example 19 
Figure 3-1: A 3-ou t-of-5 rode ct1ecker 35 
Figure 4-1: The example machine modified for testing 51 
Figure 5-1: Example machine realized by flip-flops 64 
Figure 5-2: A simple interconnection network 71 
Figure A-1: The simple state machine 79 
Figure A-2: The version used in transition circuits 80 
V 
.... 
ABSTRACT 
Two different realization methods for asynchronous state machines are 
given. Both realizations are inherently free of races ( and therefore permit any 
arbitrary state assignment); and, both are suitable for Built In Self Test. 
The state assignment can always be done with 2llog2n1 state variables (n 
is the number of memory-states). Hence memory hardware requirements are 
• 
modest even 1n 
input states. 
changes. 
the case of machines Y,ith a large number of memory and/or 
However, extra hardware is required to process input-state 
The nature of both realizations permits the application of any input-state 
after any other input-state, which in turn introduces a great deal of flexibility 
in defining the behaviour of an asynchronous state machine. 
On-line (concurrent) testing can be implemented under both schemes 
simply by using self-checking codes for the state assignments. 
The first realization scl1eme enables the off-line testing of the machine 
merely by putting it into the test mode and clocking it 2m+d+ 1 times { where d 
is the number of state variables used in the state assignment and m is the 
number of actual input line~ to the machine). No test-data generation or 
output-data interpretation is~ necessary, so testing is fast and simple. Built-in 
hardware signals "pass" or "fail". 
The second realization scheme uses flip-flops to implement asynchronous 
state machines, so any off-line testing method used for machines realized by flip-
1 
\ -
, 
' 
Oops (likf' LSSD or other scan Lt•chniqueH) can tX' used to tt-st the machine. 
All testing approaches for both machines have good fault coverage. 
\ The nature of both realizations allows an)' asynchronous state machine to 
be used as a self-timed element to construct self-timed systems. 
2 
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Chapter 1 
INTRODUCTION 
In a general sense,this thesis \\·ill introduce a new approach to the 
realization of asynchronous state machines which is very suitable for built-in 
self-test (81ST). This chapter is devoted to th~ review of basic points related 
to the discussion in the following chapters. 
Why are asynchronous state machines used? 
The basic difference between a synchronous state machine and an 
asynchronous one is that,in an asynchronous machine state transitions occur due 
to input state changes, while in a synchronous one they occur due to the 
triggering of the clock pulse. This is why asynchronous state machines are 
referred as event driven state machines. ('fhe event is a change in the input-
state, where an input-state corresponds to a combination of signals applied to 
the inputs of the state machine.) 
This property makes asynchronous state machines faster than synchronous 
ones on both the circuit and system levels. On the circuit level,an 
asynchronous machine has to wait only for the propagation of signals (and not 
the arrival of a triggering clock pulse), which permits . it to have more 
transitions in a given period of time. On the system level, the machine is 
3 
.J ind('per1d('nl of any ~ystern clock (which is gen~rally adjusted to the rate that 
the slowest machine in the system can handle), so it does not have to wait for 
lht> clock while performing a series of transitions. 
·' 
Finally ,some machines cannot operate • 1n a synchronous manner, so 
asynchronous design is necessary. 
Why is BIST necessary? 
As the circuit romplexity and density of VLSI chips increased 
tremendously d.i,(ng the last decade, it was realized that the attainable 
functional density of a chip will not only be limited by physical parameters, but 
also by the complexity of conventional test procedures [9]. 
Arbitrary circuit designs become difficult to test thoroughly much before 
they reach the LSI level, so some means of making the circuits more readily 
testable are necessary. In other words, testability features should be added to 
every design to enable an economical real-time test. 81ST is the general name 
given to those testability features implemented in the circuits. 
. I 
The properties of a desirable BIST 
The properties that BIST should have can be summarized as fallows: 
-The test set should achieve good fault coverage. 
-The extra hardware required to implement BIST. should be affordable. 
-The test set should be small enough so that ·it can be applied 
4 
• 1n a 
' 
rt•asonabl«- ti n1<'. 
-The test set for a particular machine should be obtained without much 
\ 
extra work(if finding a test set is necessary). 
-The test procedure should be easy to initiate and monitor by external 
equipment. 
Types of BIST 
In general,BIST can be either on-I in£' ( rc,nrurrent,implicit) or off-line 
(explicit) !2]. 
On-line BIST refers to the testing of the state machine during normal 
operation. This is possible by having either redundant information or redundant 
hardware. Information redundancy refers to the coding of the internal states of 
the machine so that the code can be checked by additional hardY.'are during 
operation. llardware redundancy usually refers to having duplicates of some 
circuits so that they can be checked against each other. 
Off-line BIST refers to the testing of the ·machine when it is not in use. 
This is possible by having either sor:ne resident software or some resident 
hard\\1are added to the machine. This software or hardware will have an effect 
on the machine only when it is put into the test mode . 
• 
5 
• 
Tht' foll<>wing chapter will introduce a new approach to the realization of 
asynchronous state rnachines and will compare it \\'ith the other approaches that 
exist in the literature. In Chapter 3,the implementation of on-line BIST using 
this new approach will be given and compared with the other on-line techniques 
available. Chapter 4 is on the implementation of off-line BIST using the new 
approach. Finally, Chapter 5 will discuss some further considerations regarding 
synchronous and asynchronous state machines and will sho'A· how either one can 
be realized in terms of the other. 
) 
I 
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Chapter 2 
HARDWARE REALIZATION OF 
ASYNCHRONOUS ST A TE MACHINES 
2.1 ST ATE ASSIGNMENT PROBLEM 
In asynchronous sequential machines it is not possible to use any arbitrary 
state assignment to implement the machine. · This is a direct result of the 
nature of asynchronous operation. As there is no clocking system,an arbitrary 
state assignment may not work properly because of the phenomenon known as a 
race. If an arbitrary state assignment is used, then, during a state transition 
for which two or more state variables should change their values, the 
destination state may be different from the desired one, depending on which 
variable takes its new value first. The machine will not function properly if 
such a situation (known as a critical race) is possible because of an unsuitable 
state assignment. 
There are two possible solutions to this problem: 
( l) Using a state assignment in which only one variable \\'ill change its 
value during any transition. Such an assignment is called a race-free 
assignment. Several race-free assignment~ exist in the literature [1 ], like Row 
Sets, Sh~red Rows, Hamming Codes. All race-free state assignments use more 
than one state assignment for each memory-state of a machine. As a result of 
this , when a flow table gets large most of· them become impractical (if not. 
7 
' 
irnpossible) to use. 
' 
(2) Using a state assignment in which none of the races will change the 
behaviour of the machine. Such rac·es are called non-critical, and those state 
~ignments are called non-critical race state assignments. The well known 
assignments of this type are 2S0, Liu, Tracey and One Hot Code assignments 
( I ] . 
A brief review of the afore mentioned assignments is given in the next 
section. Section 2.3 will introduce a new approach to the realization of 
asynchronous state machines, and, Section 2.4 will compare them all. 
2.2 A REVIEW OF SOME OUTSTANDING APPROACHES 
TO ST A TE ASSIGNMENT PROBLEM 
In this section, some of the existing approaches will be reviewed to enable 
a comparison between them and the new approach that will be introduced in 
the next section. 
The Universal 2S0 Assignment 
The 2S0 assignment [ 1] is universal in the sense that, given n, the number 
of memory-states a machine. has , it will define a non-critical race state 
assignment regardless of the_ entries in the flow table. This approach uses n 
state assignments of length,, 2!log2nl for each memory-state of the machine, so 
that a transition bet~een any two states can be accomplished through a 
sequence of race-free transitions. In other words, using a total of n2 state 
8 
.. J assignrnent~ for an n slat~ 1r1arhint· enal,l«·s a dt,uble step transition. between iiny 
two pairs of states without facing any critical races. 
The common idea behind the following noncritical race assignments is to 
use one or more state variables which do not change their values during a 
transition as controlling variables, so that they can be used to determine the 
final values of the rest of the variables (i.e., to determine the destination state). 
Therefore the changing variables may take new values in any order and the race 
is obviously noncritical. Note that all of them use a single state assignment for 
each memory-state of the machine ( unlike the race-free a..c;;signments and the 2S0 
assignment). 
Liu and Tracey Assignments 
These are the first group of assignments which use the controlling 
variables idea [I]. The basic apprc)ach in the Liu assignment is to keep 
separate controlling variables for each input-state column in the flow table, so 
that they will guide the rest of the variables depending on the new input-state. 
The major problem of this approach is:. The number of state variables used in 
the state assignment increases not only logarithmically v.'ith the number of 
memory-states -but also linearly with the number of input-states in the flow 
table. As the hardware requirement is proportional to the number of state 
variables used in a state assignment, this constitutes a major drawback for the 
Liu assignment. 
Tracey assignment is the improved version of the Liu assignment, and uses 
the idea that some controlling variables can be shared by two or more input-
9 
.. 
\ 
slates. Although this decreases th<' nur11l><·r ,,f slate variablt·s used , the lin, .. ar 
proportionality is still there. Moreover, it is a general I)' accepted fact that the 
complexity of the procedure to determine the state assignment depends heavily 
on the nature of the flow table and is almost prohibitive in many real 
applications. 
One Hot Code Assignment 
In the one-hot code assignment ! t], the information on the state from 
which the transition occurs is kept as a guide during the transition, and that 
information is erased only after the transition is complete. {For example,a 
transition from the state 1000 to 0001 is realized through the unstable 
intermediate state 1001). The major advantage of this approach is keeping the 
number of state variables used independent from the number of input-states in 
the flow table. On the other hand, one state variable is used for each memory-
state in the machine, causing the total number of state variables used to be 
Ji11early proportional to the number of memory-states in the machine. So, the 
one hot code assignment eliminates the direct proportionality to the number of 
input-st.ates but introduces direct proportionality to the number of memory-
states instead. Therefore, the excessive hardware requirement problem is also 
valid for one hot code assignment. 
It can be concluded that , if a flow table is v_isualised as a matrix ( one 
coordinate being the input-states and the oth·er coordinate being the memory-
, 
;.. 
states). then earla of the noncritical rare• assignrr1ents i11troduced until now 
( except 2S0) has its total num bcr of state variables directly proportional to one 
of those axes, resulting in an excessive hardware requirernent. 
The next section will introduce a new approach in which the total number 
of states required is not directly proportional to any of those axes. It is totally 
independent of the number of input-states and only logarithmically proportional 
to the number of memory-states. 
2.3 A NEW APPROACH TO THE REALIZATION OF 
ASYNCHRONOUS STATE MACHINES 
The non-critical race state assignments that were introduced in the 
previous section use the guidance principle to avoid critical races. In all those 
assignments there is some subset of state variables (called controlling variables) 
\\'hich guide the circuit to the proper memory state \\'hen an input-state change 
occurs. The excessive hardware reqt1irements of the Liu and Tracey assignments 
arise from the fact that both set the controlling variables before the new input-
state ( that will cause the transition) is applied . Naturally, they do not know 
what the next input-state will" be (while setting these controlling variables), so 
they are forced to consider all possible transitions from the current memory-
state. As the number of possibilities depend on the size of the flow table, an 
increase in the size will necessitate the use of more controlling variables which 
in turn increases the hardware requirement. 
The foregoing discussion should have revealed· the fact that, if the 
11 
·~ 
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.. 
i11forrnation on the current stat<· i~ used l<> guide tt.c next transition (instead of 
setting controlling variables considering all the possibilities), then hardware 
requirements will at least become independent of the number of input-states in 
the no",. table. Actually, the One-Hot Code uses this approach to implement an 
asynchronous state machine, and, in this sense, it is completely different from 
the Liu and Tracey methods. 
The new approach to be introduced next also uses the information on th, 
current memory-state to guide the next transition. It uses two sets of variables 
(set A and set B)., and these sets work in some sort of master-slave fashion. 
One set will guide the other during a transition such that after each input-state 
stabilization one of the two sets represents the new state and the other the 
immediately preceding. state. Because of the nature of this realization., the state 
assignment within each state set can be made in any desired way, which means 
the number of state variables used can be kept at a minimum. 
Before explaining the network construction, it should be emphasized that 
our work assumes that the state machines to be implemented have the kind of 
complexity that one finds in control circuitry, where the number of memory-
states is in the range of 100 to 500 and the number of input-states is similarly 
bounded. Networks for handshaking· and other 1/0 control functions., in 
particular will be susceptible to our scheme. Data handling registers, however, 
should be implemented by schemes that are based on the actual functions 
(hold,shift,transf er ,etc .. ) . 
12 
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Baalc Network Construction 
In the new approach there ar~ four major functional parts: 
(I) The network that dt>tects a change in an input variable xJ , shown in 
Figure 2-1. (Notice that it is a very simple asynchronous state machine. A 
detailed analysis and the flow table description of this machine is given in 
Appendix A. Note that the circuit shown in Figure A-I can be used as a 
standard cell; and the the circuit in Figure 2-1 can be realized by using two of 
those standard cells.) 
(2) The network that has the outputs P I and P 2 , shown in Figure 2-2. 
The latch in Figurr 2-2 (which is also a simple asynchronous state machine) is 
defined by the flow table given below: 
( 11) A 
(.0 I) B 
(00) C 
( 10) D 
T=O 
@,01 
C 
© ,IO 
A 
T=I 
B 
@ ,10 
D 
@,01 
The state assignment sl10\vn is race-free. Outputs P 1 and P 2 are 
complements of each other under all stable conditions. The two separate bits are 
used for testing purposes, as wil1 be explained in the next chapter. 
Note that the netVt·orks of Figure 2-1 and Figure 2-2 together will detect 
any inp.ut-state change and respond to the change by complementing the values 
Also notice that, although it is not explicitly shown in the 
. l 
figures, the outputs P 1 and P 2 of the circuit shown i~ Figure 2-2 __ are sent back 
to the circuit in Figure 2-1 as feedbacks. This two-level feedback scheme is 
13 .. ,.J?. 
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Figure 2-1: lnput change detecting circuit 
crucial for the proper operation of these circuits. 
The form of these t,vo net\vorks is independent of the particular flow table 
to be realized; only the number of input circuits (shown in Figure 2-1 ) to be 
used is determined by the number of inputs to the state machine. 
(3) The two networks that generate the two sets of state variables (set A 
and set ·B) are specified by equations of the .form: 
-
(P1 + 5Ai) fi(XA,SB) + p25Ai 
where 
14 v' ... 
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. T 
I 
X A 
X B 
Latch 
Figure 2-2: The latch 
the set of all xjA , I~j~m ;(m: number of inputs) 
the set of all xjB , I ~j ~m ; 
SA all the state variables in set A; 
S8 all the state variables in set B. 
The functions fi(X,S) are determined by the state assignment (which is 
chosen freely, without regard to races) in the same way excitation functions for 
a synchronous state machine using D flip-flops are determined. These functions 
are identical in form, but their arguments differ. The A(B) set is driven by 
the B(A) set. This interchange is crucial to the operation of the state machine, 
since neither circuit can, in general, operate alone in a race free manner. 
The two circuits work in some sort of master-slave fashion (to prevent 
races); after each input-state change (which complements the P 1, P 2 signals) the 
circuits interchange their roles: The master becomes. the slave, and the slave 
becomes the master. ..5 
15 
,r 
\· 
N<>t«a that the Lcrrr1s s8 ,f;(XB.SA) and sAifi(XA.S8 ) ar(• tt.('rr <>Ill)· L<> pr<'vcnt. 
any hazards that may occur during somf' transitions. They have no other 
f unctic>nal importance. 
( 4) The network that generates the outputs. Tl1ere ·are two options here: 
Option 1 : The valid set of state variables can be determined by the 
circuits of the form 
5 i = p 1 S Ai + p 2 5Bi 
Then output circuits of the form 
can be used. 
Option 2 : Each output zk can be of the form 
zk = p 1 zkA + P 2 zkB 
where 
zkA zk(X,SA) 
zkB = zk(X,SB) 
' 
The functions zk are again identical and obtained in the conventional 
manner from the inputs and state variables. 
Obviously Option 1 uses much less hard,vare than Option 2. On the 
other hand, Option 2 serves some testing purposes, as will be explained in 
Chapter 4. 
Before iJlustrating the procedure with an example, one crucial point should 
be emphasized: The design of the circuits defined in parts ( l) and (2) 
guarantees that, whenever an input-state change occurs, first . the appropriate set 
of variables (sAi or s8 i) are locked by feed barks (P 2sAi or P 1s8 i), tl1en the 
16 
'., 
input-state change reachf's the rest of the circuit. This behaviour is nece8sary 
for the proper operation of the state machine. 
Example 
In the following machine, the state assignment is chosen arbitrarily. 
(00) A 
(01) B 
( 10) C 
00 
@ ,0 
A 
© ,I 
B 
@ .I 
B 
10 
C 
® ,1 
© ,0 
Parts (I) and (2) : Use two of the circuits shown in Figure 2-1, connect 
x IT and x2T to the OR gate of Figure 2-2. 
Part (3) : The conventional excitation functions for the given state 
assignment are 
and so 
~ f1(X,Y) 
f2(X, Y) 
-
SBI (P2+8a1)(x1B-5A-2+-x2-B5A1) + p1 5e1 
Part ( 4) : The conventional output equation is 
17 
,. 
so, for Option 1 : 
and 
For Option 2 : 
The circuits defined by the equations in Parts (3) and (4) are shown in 
Figure 2-3. 
While clearly wasteful in the small machine used in the previous example, 
our approach will use less hardware than existing methods when the number of 
states and/or inputs are larger. The number of state variables used is 2[1og2nl , 
where each state variable is a function of at most rlog 2nl state variables. 
Therefore, when the conventional flog 2n l state assignment is used, the hard,vare 
requirement of our approach will gro\\' only logarithmically with the number of 
memory-states. 
At this point, we may have a closer look at the operation of the machine: 
Let the machine be in the st.able state A, under x 1 x2·=00 with P 1 == l and 
P 2:.=0. Therefore the sA variables hold the current state information (s Al =0 , 
sA2==0) and they are fed by the s8 variables which are locked by feedbacks (and 
-
which contain the information on the previous state, whichever it was). So, s8 
is the Master and s A is the slave side. The output (~=0) is determined by the 
s A variables. (Refer to Figure 2-3.) 
18 
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Figure 2-3: 'l'he machir1<1 in the cx-arnplc 
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Output Circuit 
{Option 1) 
Output Circuit 
(Option 2) 
• 
• 
A~surtl<' that tht• input-statf' changes to x1x2 ---=0I. FirRt reff'r to th~ 
circuits sho\\1n in Figures 2-1 and 2-2. As P 1 = 1, x28 will immediately become 1 
( which will not effect the rest of the circuit since P 2=0) and this will make 
x2T= 1. Then the T signal becomes 1 and P 1,P 2 changes polarities to become 
PI. 0, P 2=1. (Note that xjA still contains the previous input-state information 
when P 2 becomes I). P 2= 1 will lock the information on the s A variables and 
the s A side becomes the Master. P 1 =0 will release the feedbacks on the s8 
side, so the s8 side becomes the Slave. As P 2= 1, the s8 variables will take the 
new memory-state values (s81 =0,s82 =I) fed by sA and xj 8 . Now the output is 
also determined by the s8 variables. (Notice that the slave side always has the 
valid state information on it while the master side contains the previous state 
information.) Refer to Figures 2-1 and 2-2 again: Notice that xjA will keep 
the previous state information until P 2 becomes 1. Therefore, the new input-
state information can not reach the s A side until P 1 becomes 0. This 
behaviour is crucial to the proper operation of the machine. (If this was not 
the case, the new input-state may have effected the sA side before the sA 
variables are locked and cause a wrong state transition). Only after P 1 =0 will 
the xjA take the new input-state value, but this will not affect the circuit in 
Figure 2-3. On the other hand, when xjA becomes equal to xjB' the T signal 
will again become O and the machine will totally stabi~ize. So now the s8 side 
contains the new memory-state information, and with xjB' it makes z= 1. The 
machine will stay in this stable state until another input-state change occurs. 
21 
f\ 2.~ COMPARISC>N <>F THE NEW APPROAC~H WITH THE 
OTHERS 
In this section the new approach introduced in Section 2.3 will be 
compared with the other approaches reviewed in Section 2.2. Although the 
hardware requirement seems to be the only solid criterion for comparing the 
various methods, some other aspects will also be considered in this section. 
2.4.1 Comparison in Terms of Hardware Requirements 
The hardv.·are requirement of a method depends on three things : 
l) The total number of state assignments used for an n-state machine: 
This determines the number of rows in the table used to get the excitation 
functions. It is a common observation that, for an excitation function written 
in sum of products form, an increase in the number of ro\\'S corresponds to an 
increase in the number of product terms in the excitation function. 
2) The number of excitation functions (which is also equal to the number 
of fe1cdback loops used). Obviously an increase in the number of excitation 
functions increases the hardv.·are requirement. 
3) The function al dependence of each variable on the rest of the variables. 
This is generally equivalent to the length of the state assignment used. (i.e., 
the number of state variables used in the assignment). An increase in the 
functional dependence will increase the hardware requirement as the length of 
. 
each product term in the excitation functions is proportional to the function al 
dependence. 
Note that, in mc>st of the n1ethods the number of excitation functions is 
22. 
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equal to the number of state variables used in the assignment. However, in the 
new approach they are different . 
• 
The hardware requirement of the new approach 
The natural selection will be the llog2n 1 assignment for the new approach. 
So the following discussion assumes that this assignment is used. 
1) For an n-state machine, the new approach uses n state assignments. 
2) It uses 2llog2n 1 feedback loops ( excitation functions). 
3) Each variable depends only on llog 2n1 other variables (remember we 
have two identical sets: the variables in set A(B) depends only on the ones in 
set B( A)). 
Therefore, its hardware requirement grows -only logarithmically with the 
number of memory-states: A property that no other method has. 
Comparison with the 2S 0 assignment 
Remember that the 2S0 assignment 
1) uses n2 state assignments for an n-state machine. This means that the 
excitation functions will have too many product terms in them. For big n, this 
is enough to make this approach useless. 
2&3) uses 2llog
2
n l feedback loops ( excit.at.ion functions) with a functional 
dependence of 2 llog2n l. 
Therefore, although it · uses only 2llog2n 1 excitation functions ( with a 
functional dependence of twice the new approach), the length of these functions 
grow with the square of the states used in the flow table. So, for n >5 its 
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hardware requiremt'nl incr(•ast•s lrl'r11end,>usly and it loses all its attractiveness. 
It can be concluded that, the new approach will definitely use much less 
hardware when the number of states are large. 
In a case study done with a small machine which has only 4 memory-
states, after all possible simplifications were done, the new approach used a 
total of 12 product terms whereas the 2S0 scheme used 30 product terms. The 
difference will increase when the number of states gets larger. Moreover, the 
product terms in 2S0 were longer in size, as expected. 
Comparison with the One-Hot Code assignment 
The one hot code assignment 
1) uses n state assignments for an n-state machine 
2&3) uses n excitation functions of length n each. 
Although the number of state assignments it uses is the same as in the 
new approach, both the number of excitation functions (feedback loops) and the 
functional dependence of each variable increases linearly with the number of 
states. For a 16 state machine, one hot code uses 16 excitation functions with 
a fur1ctional dependence of 16, whereas the new approach uses 8 excitation 
functions with a functional dependence of 4. 
As the hard,vare requirements of both methods are independent of the 
number of input-states,it can be concluded that for n>lO the new approach will 
use Jess hardware. For big n, the new approach definitely uses much less 
hardware. 
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Comparison with the Liu and Tracey assignments 
Both the Liu and Tracf'y methods use n-state assignments for an n-state 
machine. However, the number of excitation functions they use (which is also 
equivalt-nt to the functional dependence in their case) depends on both the 
number of input-states and the number of stable state entries in the flow table. 
One thing that is certain for the Liu assignment is that the number of 
excitation functions it uses grows linearly with the number of input-states. 
Therefore it can be guessed that, for a machine with 2m input-states (m inputs), 
it will use approximately 2mllog2{n/3)l to 2mllog2{2n/3)] excitation fu_nctions. 
The Tracey assignment is expected to decrease these limits, but the linear 
gro\\·th v.1 ith the number of input-states will still be there. 
Therefore it can be concluded that, for m>3 o.r for n> 16, the new 
approach will require less hardware. 
Note that we assumed the hardware requirement of the new approach to 
be independent of the number of inputs, although the required number of 
circuits shown in Figure 2-1 depends on the number of inputs. This is done 
because of the fact that, the circuit shown in Figure 2-1 is independent of the 
flo\\' table and always uses 11 gates for each input. So, for m inputs (2m 
input-states) we need only l Irn gates for this circuit. This number (which 
gro\\'S only logarithmically with the number of input-states) can be neglected 
when compared with the total hardware requirement of a big machine. 
25 
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In general it can be concluded that, for very small machines ( of the size 
n <6) the new approach requires more hardware than the others. On the other 
hand, when the machine gets a little bit large ( like n > 16) it will require the 
least hardware. For the size in between the choice depends on the particular 
flow table to be realized. 
For machines that have 50 to 500 memory-states, the new approach stands 
out to be the only solution. 
' 
2.4.2 Comparison in other aspects 
The other advantages of the new approach can be summarized as follows : 
I) It gives the designer the flexibility to use any state assignment he 
wishes. 
2) Because of ( 1) above, any coded state assignment can be used to 
achieve on-line checking. This will be explained in detail in Chapter 3. 
3) Its symmetry enables the implementation of a convenient off-line BIST, 
as will be explained in Chapter 4. 
4) Derivation of a state assignment is very time consuming for the Tracey 
and Liu assignments. There is no such problem with the new approach. 
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Chapter 3 
ON-LINE BIST IN ASYNCHRONOUS 
STATE MACHINES 
3.1 ON-LINE BIST 
The term on-line testing is used to refer to the concurrent testing of 
asynchronous state machines without disturbing the normal operation (i.e., 
during normal operation). 
Before examining the existing implementations of on-line 81ST, it may be 
r1 
useful to list the facts that make on-line BIST desirable: 
-As the machine is continuously tested during normal operation, a fault 
will be detected soon after it changes the expected behaviour of the machine. 
-There is no need to isolate the machine from the rest of the circuit for 
testing. 
-There is no need to stop the normal operation of the system for testing 
purposes. 
-There is no need for fault modeling. This is extremely important, since 
the only fault model that is generally accepted is the stuck-at fault model, but 
it is observed that stuck-at faults are only a small portion of all possible f au Its. 
On-line t_csting detects any faul~ that changes the expected behaviour of the 
• • 
circuit. 
-Transient faults (\\'hich may not exist at a specific time ,but appear 
~o 
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duriug tilt~ nornaal 01>eration of tl1«1 rircuit) are df'terted. 
-The single fault assumption (which is not a very solid one at all) can be 
removed since the fault coverage of some of the on-line implementations are 
' good enough to cover most of the possible multiple faults (like the version that 
will be described in Section 3.3). 
ln the next section some of the existing on-line implementations will be 
introduced briefly. In Section 3.3 the implementation of on-line BIST to the 
new approach introduced in the previous chapter will be explained. Finally, 
Section 3.4 will give a comparison of all. 
3.2 R.EVIEW OF SOME ON-LINE BIST IMPLEMENTATIONS 
In this section, some of the existing implementations of on-line 81ST will 
be introduced briefly. 
Note that the fault coverage of each of the following depends on the exact 
1 implementation of the machine, so precise comments on their fault coverages 
cannot .be made. 
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The trivial solution: Circuit Duplication 
If two copies of a machine exist, then they can be used to check each 
other. This simple idea can be used to have on-line checking: Two copies of a 
machine can be implemented,sharing the same inputs. Therefore, as long as 
there is no fault both should give the same outputs. Then, outputs can be 
XO Red to detect a fault or a set of faults. Obviously, any method described in 
chapter two can be used to implement the machines. It can be guessed that 
not only the single faults, but also most of the multiple faults can be detected 
by this approach. 
Naturally, two times any circuit is too much hard\\·are for many practical 
purposes~ so this idea is used just to have an upper bound on the possible on-
line schemes which require any extra hardware. To be practically useful the 
hard\\·are required should be much less than two times the machine. 
011e-Hot Code 
Another trivia) solution for on-line testing is to use one-hot code 
assignment with a self-checking checker. 
A se]f-checking checker is just a combinational circuit that checks both the 
one-out-of-n code on the state variables and any fault on itself. Detailed 
discussions of self--checking checkers exist in literature, so they will not be 
examined here. Just remember that for any n, a sc]f-checking checker can be 
designed to check the one-out-of-n condition. 
As only one of the variables take the value 1 for any stable state in one 
hot code, it is quite probable that a fault (or set of faults) will break this code 
by either creating another 1 or clearing all ls. ' So, good fa ult coverage can be 
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expected from or1e hot r.<><lc. 
It is not difficult to get the design equations for one hot code and the 
extra hardware introduced by the self-checking checker is affordable. On the 
other hand, as explained in sections 2.2 and 2.4, the circuit itself becomes too 
large when the number of memory-states of the machine is high. Therefore, the 
hardware requirement of the method (because of its nature) is still there as a 
drawback. 
The Maki-Sawin Approach 
The approach introduced by G. Maki and D. Sawin f4J modifies the Liu 
method to implement an on-line BIST. 
The basic idea beyond the Maki-Sawin approach is to use a separate one-
hot code assignment (for the stable memory-states) for each input-state column . 
In other words, the number of variables used for each column is equal to the 
number of stable states in that column. (Note that Liu used tl1e f log2n l 
assignment in each column). Therefore the total nun1ber of state variables 
required for state assignment is equal to the total number of stable state entries 
in the flow table. 
Obviously, the controlling variables that guide the transitions under each 
input change have a one-hot code among themselves. A self checking checker 
checks the appropriate set of variables ( determined by the current input-state) 
for this code and detects all_ single faults. Unfortunately, the fault coverage for 
multiple faults is ]ower. 
The major drawback of this approach is the excessive amount of hardware 
required to implement the rnachine: The number of state variables is directly 
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proportional to both the number of inJ>Ul-states and the nun1her of rner11ory-
states. This hardware requirement is even more than the Liu method's, so the 
Maki Sawin approach is not suitable for practical purposes. 
Using k-out-of-n codes may decrease the hard\\·are requirement a little bit, 
but the fault coverage will also be decreased. Moreover, the checker circuit will 
become more complex. Therefore, even that version will not be useful in real 
life cases. 
The Tao-Lala Approach for Circuits Realized by PLAs 
An approach introduced by D. Tao and K. Lala [8] uses the properties of 
the PLAs (Programmable Logic Arrays) to have on-line checking. Any method 
of implementing a machine can be used in this approach, provided that all 
circuit equations are written in sum of minterms form. This is required to have 
only a single product term active for any input state. Note that the feedbacks 
are obtained by feeding some outputs of the PLA back to its inputs. 
As there should be only onr active product term in the AND array, an 
XOR tree is used to check the AND array. (If an 1-out-of-n checker is used 
instead of the XOR tree, an increase in the fault coverage can be expected). 
To check the OR array two more columns are added to it, such that a residue 
code is implemented on the array. When a fault changes the behaviour of the 
PLA the residue code enables the detection of the fault. It is given that all of 
the single faults and the majority of the multiple faults on the AND /OR array 
will be detected [8] .. 
The major drawback of this scheme is the absence of a checking 
mechanism on th~ feedback paths of the state machine. So, even a single fault 
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011 a ft>t>dback path 111ay go undf'tt•rted fore\·t·r although it \\·ill change the 
behaviour of the machine totally. Therefore this on-line checking scheme is a 
good approach for the combinational circuits realized by PLAs, but it is not 
very reliable for s~quential machines. 
Notice that until now the output circuits of the state machines are not 
considered in any of the on-line techniques discussed. This is because an output 
circuit is combinational and it is the same z=f(y ,I) type of circuit for any 
implementation of the state machine. In other words, all implementation 
methods use the same output circuit type; they differ only in the realization of 
the sequential parts of a machine. Therefore alJ share the same problem in 
terms of checking the combinational output circuit. It may be useful to point 
out the fact that the PLA scheme described above can be a good solution for 
on-line checking of output circuits. 
3.3 IMPLEMENTATION OF ON-LINE BIST BASED ON THE 
NEW APPROACH 
In this section the implementation of on-line BIST based on the new 
approach introduced in Section 2.3 will be explained. 
. -
Remember that a stat~ machine realized by the new approach consists of 
three basic parts : 
1) The input-state change detecting circuit, which generates the P 1, P 2 
signals for the state transition circuit ... , It is sequential as it has a memory of 
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its O\\'fl. (St.., Figurt•s 2-1 ancl 2-2 <>f St•rtion 2.3). 
2) The state transition cirruit. Sequential in nature, it handles the state 
transitions and supplies the stale variables to the output circuit. 
3) The output circuit. Combinational in nature, it determines the outputs 
from the inputs and the state variables. 
On-line checking of the state machine will be examined separately for each 
of these circuits. 
3.3.1 On-line Checking of the State Transition Circuit 
Remember that any state assignment can be used with the new approach. 
To get on-line checking, while keeping the hardv.-are at a minimum, the k-out-
of-n code will be used in the state assignment. (Therefore, whenever the 
machine reaches a stable state after a transition, the state variables will have a 
k-out-of-n code on them). A self-checking checker circuit will be used to check 
this code. If the code is broken, the output of the checker ("·hich will be 
called the FA ULT output) will become 1, signaling that a fault is detected in 
the machine. 
k-out-of-n codes 
A k-out-of-n code state assignment has n bits among which k are 1. For 
example, {011,110,101} is the set of codewords in a 2)-out-of-~3 code. 
In , general, with a k-out-of-n code, (n!/k!(n-k)!] state assignments (code 
. 
words) are possible. Simple calculations will reveal that, k==n/2 for even n and 
k==(n-1)/2 for odd n gives the maximum number of· state assigr1mcnts for a 
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Ii x,,.d n. 
To keep hardware at a minimum .. the smallest possible n should be used. 
(The observation given above can be used to find the minimum n that can be ) 
used for a given number of states). If we denote the k-out-of-n code by (n,k); 
then the above formula reveals that (3,2) or (3, I) can be used up to 3 states, 
(4,2) for up to 6 states, (5,3) or (5,2) for up to 20 states, (7,3) or (7,4) for up 
to 35 states, ( 8,4) for up to 70 states, ... , ( 12,6) for up to 924 states, etc ... 
Obviously the hardYt·are requirement can be kept at an acceptable level even for 
machines with a large number of memory-states. Moreover, the size of the 
checker circuit will also remain at an acceptable level. 
Self-checking Checkers 
A k-out-of-n self-checking checker is a combinational circuit with n inputs 
and one output. The output {which we shall call FA ULT) is O when there are 
k ls among the n inputs, and 1 other\\·ise. It is also self-checking in the sense 
that a fault that may occur in the checker circuit itself will also make the 
output l. 
The self-checking checkers are discussed widely in literature [2], so they 
won't be examined here. 
checker can be designed. 
Figure 3-1. 
,_ 
~. ,_ -
Just note that, for any (n,k) pair, a self checking 
As an example, a 3-out-of-5 code checker is shown in 
f ' 
34 
-
•o 
, 
•, . 
•1 • 
•, 
~ 
. 
-
1 
•• / 
....... 
•1 
r 
"o 
I 
r 
' 
--· 
J 
"o 
-
, 
X2 
~ 
"2 w 
Xg ~ . 
)( 1 ~ 
. 
)(. I 
Xg 
,. 
)C 1 
, 
Figure 3-1: A 3-out-of-5 code checker 
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Checking the k-out-of-n code 
Remember that under any stable state condition, the slave and master sets 
of state variables contain the information on the current state and the pre\'ious 
state.. respectively . Therefore, whichever is the master and whichever is the 
slave, the SA and S8 sets should always have the k-out-of-n code on them. On 
the other hand, as SA and S8 change roles with each transition, it is sufficient 
to check only the slave side after each transition. (This will enable the use of 
a single checker circuit). Therefore, if Option 1 is used for the output circuit 
(refer to Section 2.3), then the checker inputs will be the si signals. Even if 
Option 2 is used, it is still more convenient to add a circuit of the form 
and check the s. signals. 
I 
As mentioned before, if the code on the s. is in error, the existence of a 
I 
fault (or a set of faults) will be revealed by FAULT becoming I. 
Tactics to increase the fault coverage 
Before examining the fault coverage of this scheme, a few points that will 
help to increase the fault coverage will be underlined : 
{I) Even in cases where keeping the hardware at a minimum is not a 
major concern, one should still use the • • possible n with the m1n1mum 
1ninin1um possible k in the k-out-of-n code. This is because of tl1e fact that 
the checker will accept all· valid k-out-of-n codes without knowing whether they 
were used or not. In ~er words, if a fault creates a valid code wl1ich \\'as not 
used in the original state assignment, the checker will still accept it. The ref ore, 
keeping the number of unused valid codes at a minirnt1m will help to increase 
( 
•, 
Llac fault coveragf•. f .. or <'Xar11pl«·, if lt rr1achin<· has 13 n1rr11ory-st.ates. then tlae 
m,rn i mum possible n is 6. If ( 6,3) is chosen we shall have 20 val id cod<' words 
\\·hich leaves 7 unused valid codes. Therefore k should be decreased to its 
minimum possible value, which is 2 in this example. 
and leaves only 2 unused valid codes. 
(6,2) gives 15 code words 
1' 
(2) While deriving the excitation equations f;(X,S) for the circuit, do NOT 
use the unused valid codes as "don't care"s. Instead, let them take the 
machine to an invalid ( noncode) state, like 000 ... 0 ; so that even if they go 
undetected for the current transition, the next transition will reveal their 
existence. For example, if ( 4,2) code will be used for the state machine shown 
belov., the table for deriving the excitation functions should be as follows : 
(0011) A 
(0110) R 
(II 00) C 
( 1001) D 
(0101) 
(1010) 
11 
A {0011) 
D ( 1001) 
A (0011) 
D ( 1001) 
(0000) 
(0000) 
12 
B (0110) 
B (0110) 
C ( 1100) 
B (0110) 
(0000) 
.. 
(0000) 
Since the checker detects the occurence of noncode words, the other entries 
should be taken as "don't cares"' to keep the hard\\1are at a minimum. 
• 
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Fault Coverage on the State Transition Circuit 
• 
There is no way of calculating the exact fault coverage, but observing a 
flow table independent property of the circuit will be helpful in making a guess. 
The circuits that generate the variables si are totally independent of each other. 
In other words, they have no common gate or path, apart from possibly sharing 
the same .inputs. Therefore, they are isolated from each other. (Refer to 
Figure 2-3 of Section 2.3). This means that a fault (or a set of faults) in the 
local circuit that generates the variable s. will have no effect on the variables s. 
I J 
where j i~erent from i. (Needlees to say, sAi and s8 ; are also independent). 
As a result of this, a local fault (or a srt of faults) wi]l affect only the value of 
si . (Notice that at least for one transition in the flow table, the variable si 
will take a value that is the complement of its expected value. Otherwise, we 
don't care at all whether that fault is there or not.). Then the code on the 
state variables will change; and detecting this change, the checker circuit wil] 
generate a fault signal. Note that the existence of a fault will not be detected 
until it causes a \\:rong transition, but this causes no harm, since the behaviour 
of the machine does not deviate from the fault-free beha,·iour until that 
transition. It can be concluded that any set of local faults wil] be detected as 
soon as they change the behaviour of the state machine. 
Naturally, sever a) sets of faults may exist at the same time. In most 
cases they will also be detected. To see why this is so, consider the conditions 
that must be satisfied by a multiple fault set to go undetected (although it has 
changed the behaviour of the machine) : 
{I) The multiple fault should change an even number of state variables in 
a set (i.e., in set A or set B), such that exact))' half of them should take the 
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,·alutt I instead of 0, while th(• other half Lakl' the valufl () instead of I. 
(2) The faulty code should be a member of the set of used valid codes. 
(Otherwise, it will drive the machine to the all-0 state during the next 
transition, and the fault will then be detected.). .. 
If both of the above conditions are satisfied during a transmission, then 
for that transmission the existence of the multiple fault may go undetected.
 On 
\ the other hand, it is not very probable that during all the tra
nsitions the 
multiple fault will satisfy the above conditions. Therefore, sooner or later, 
most 
of the multiple faults will be detected. 
3.3.2 On-line checking of the input-state change detecting circuit 
The input-state change detecting circuit (shown in Figures 2-1 and 2-2 of 
Section 2.3) controls the behaviour of the state transition circuit, so checking 
the code on the state variables will also check some of the faults in it. 
For 
exarriple, consider the part of the circuit sho\\·n in Figure 2-2 of Section 2.3
. If 
one of the P signals is stuck at some value, the fault will immediatel
y be 
detected : P 1 stuck at O will make all s Ai O when it is s A/
s turn to become the 
slave set. So the code will be broken. P 1 stuck at I will keep an s8 i 
at l 
forever, once it takes the value 1. Therefore the code will again be br
oken 
after a_ few transitions. Similar arguments are valid for P 2 because
 of 
symmetry. Notice that a P signal stuck at 1 or O at some other place in the
 
circuit will create sirr1ilar effects on the state varial>les that depend o
n it. 
These arguments also apply for the cases where both of the P signals are 
stuck 
at the same value (both O or both I). . 
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Unfortunatel)', son1c faults (like• {J> 1.t> 2} sturk al {0.1} or {1,0}) ran r1ol 
be detected, although they art fatal. Therefore fault coverage should be further 
increased by introducing some hardware redundancy to this part of the machine. 
For this purpose, the XOR gates (which generate xjT from xJA and xj 8 ) and the 
circuit of Figure 2-2 should be duplicated. One set of the xjT signals will be 
fed to the OR gate of one of the latches, and the other set of xJT signals will 
be fed to the OR gate of the other latch. To check fault free operation, the 
P 1 (P 2) signals of the two latches will be compared against each other using 
two additional XOR gates. The result of these comparisons can be added (i.e., 
ORed) to the FA L:L T signal of the previous subsection. Needless to say, only 
one set of { P 1,P 2 } signals will be fed to the rest of the circuit. 
Note that this partial duplication creates a high fault coverage on the 
input-state change detecting circuit without introducing much extra hardware 
(only m+2 XOR gates and another latch circuit are added). 
3.3.3 On-line checking of the output circuit 
As explained in the previous section, the output circuit (which is entirely 
combinational) has the same form for every implerr1entation, and therefore is a 
common problem for all approaches. The trivial solution to the on-line checking 
of the output circuit is having a duplicate of it; but this is not an attractive 
solution because of the • excessive hardware requirement. Therefore Qther 
' 
approaches {for the on-line checking of the combinational circuits) in the 
literature can be preferrab]e. An example is the PLA approach introduced in 
the previous section. 
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111 general, this section should havP r1>vealt'<J the fact that, tll<' on-line 
checking scheme introduced has acceptable fault coverage with a relatively small 
hardware requirement. A brief comparison of it with the ones in Section 3.2 is 
given in the next section. 
3.4 COMPARISON OF ON-LINE BIST TECHNIQUES 
Among the five techniques discussed in Sections 3.2 and 3.3 , the "Circuit 
Duplication"' and "Maki-Sawin" approaches are not very useful because of their 
extreme hardware requirements. The PLA scheme is also not very reliable 
because of its low coverage of faults in the sequential machines. Therefore, only 
the "One Hot Code" and the new approach of Section 3.3 remain as practically 
useful on-line 81ST techniques. 
There is no way of calculating the exact fault coverages of any of them 
(while both are satisfactory), so fault coverage does not help to choose one over 
the other. tlowever, the hardware requirements can be estimated to some 
extent and therefore can be used to make a choice. For 8 or less memory-
states, one hot code uses less hardware. For 8 to 16 states, both use 
approximately the same amount of hardware. For ]6 or more states, the new 
---
approacii uses much less hardware. So, depending on the number of memory-
states in the flow table, it is usually possible to select one over the other. 
'. 
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,_ 1 Chapter 4 
OFF-LINE BIST IN AS.YNCHRONOUS 
STATE MACHINES 
4.1 OFF-LINE BIST 
The term off-line testing refers to testing of a state machine when it is 
not in use. In other words, the normal operation of the circuit. is interrupted 
when off-line tests are applied. Before examining the off-line 81ST techniques, 
it may be helpful to point out some advantages of off-line testing : 
-Machines (chips) can be tested before they are mounted on the circuit 
boards. This is desirable because testing a board is more difficult and expensive 
.. 
'"' 
than testing a single chip. 
-Off-line tests usually have a better fault coverage than on-line tests. 
-No single fault assumption is necessary, since alJ of the off-line testing 
methods detect multiple faults. 
-Some of the off-line testing methods can also detect unmodeled faults. 
This is desirable, because it has been shown that the stuck-at fault model 
-
~ (which ts the only widely accepted model today) represents only a small subset 
of all the possible faults. 
'~ 
The next section will revie\\' some o'f the off-line testing methods in the 
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literal urc. Section 4.3 ~II intr<>cluce a new off-lira<· testing n1«'thod which is 
obtained by modifying the approach given in Section 2.3 . Finally, Section 4.4 
will compare the model of Section 4.3 with the others. 
4.2 REVIEW OF SOME OFF-LINE BIST 
IMPLEMENTATIONS 
The off-line 81ST implementations for asynchronous state machines 
generally consist of the following three steps : 
I) Augmenting the flow table to get a short distinguishing sequence. 
2) Deriving a machine identification experiment (i.e., a sequence of input-
states) using the distinguishing sequence. 
3) Applying the input-state sequence, collecting the output response data, 
and interpreting the observed data. 
In the rest of this section, we shall have a closer look at each of the 
above steps. 
Augmenting tl1e flow table 
'. 
A distinguishing sequence (DS) is an ordered set of input-states with the 
property that, when it is applied to the state machine the output sequence 
enables the determination of the initial memory-state before its application. In 
other -words, each memory-state of t.}1e machine gives a different output response 
(i.e., output sequence) under the DS. Therefore, a DS can be used to identify 
the memory-state that the machine was in at a particular time. Unfortunately, 
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sonie machines either have a very long DS <>r do not havr any l)S at all. 111 
that case, it is necessary to provide a short distinguishing sequence to the 
machine. This is usually done by augmenting the flow table, which refers to 
the addition of some new memory-states and input-states to the original flow 
table. 
There are several ways of augmenting a now table. In one method, 
introduced by L. Hollaar and T. Li [7], two input-states and n new memory-
states are added to an n state machine {ie. the number of memory-states are 
doubled) to get a distinguishing sequence. In another method, introduced by A. 
K. Susskind (IO], the number of input-states are doubled and k new memory-
states are added to the machine (where k is the maximum number of stable 
states in any input-state column in the flow table). Both methods result in 
short distinguishing sequences at the cost of extra hardware. 
Machine Identification Experiments 
Using the distinguishing sequence implemented through one of the above 
methods, it is possible to design a machine identification experiment. Such an 
experiment generally consists of the follov;ing steps [13] : 
-Bringing the machine to an expected memory-state ( using a so-called 
initialization sequence). 
-S11owing the existence of all the stable states in every column of the 
t 
flow table (including the new states and columns) . 
.. Checking all possible transitions fro1n every stable state in the flow 
t.able. 
It is n.ot possible to give all the details of machine identification 
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experiments in this section. On the ,>Lhttr hiJrad. to givt• sornr id,!a about tl.r 
length of the test sequence, an outlinr will be given. 
Neglecting the initialization sequence, the experiment consists of two major 
parts : 
In the first part, pairs of DSs are applied to all stable states. The first 
DS is used to identify the memory-state itself, and the second is used to 
identify the next memory-state reached when the DS is applied to the state 
identified by the first one. As stated before, the existence of all the stable 
states must be verified. 
In the second part, the transitions are checked by applying DSs after 
single input-state changes, as follows: When the machine is in a known 
memory-state, the application of a new input-state will cause a transition. This 
transition will be checked by the DS applied next. Using the information from 
the first part, the current state can also be determined; and now it is the 
known state. Then applying another new input-state will cause another 
transition, and the experiment will go on like that. Of course, it is not al\\·ays 
possible to arrive at a previously not tested state after each DS, so transfer 
sequences ( to reach the untested states) are also necessary. Through such steps 
all the possible transitions should be checked. 
If the number of stable states in a flo\\' table is s, and the number of 
input-states is 2m; then, after verifying the existence ·or all s stable states, we 
need to check s(2m-l) transitions. It should be obvious by now that even for 
small flow tables, such an experirnent is too long to be considered practical for 
a built-in test scquenct-' generator. 
It may be argued that, only the· second part of the experiment can be 
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applied to t1av<• a shorter exp<'rir11rnl . This follo\\'S fron1 th«· Mt1umplion that a 
• 
fault or set <>f faults will reveal their effect during the checking of the 
; 
transitions if they have caused a change in the behaviour of the machine. Even 
) 
th~ugh this may be an acceptable solution for practical purposes, it still does 
not decrease the length of the experiment to an acceptable level. 
Generating and applying the experiment 
It has been explained that the experiment itself does not have a repetitive 
pattern. Therefore, generating the experiment with a simple circuit is not 
possible. The only solution is loading the derived experiment lo the mem<Jry of 
a computer and applying it using this data in the memory. Unfortunately, this 
suffers from the following problems : 
-The substantial test-data volume requires a substantial memory space. 
-The application of the test requires a long computer run-time, which is 
• 
expensive. 
-If a computer is not available., then a microprocessor controlled circuit 
that can handle the experiment is necessary. This introduces the high cost of 
.j tsel f. 
Therefore, because of the reasons given above, the cost of test pattern 
generation is very high. 
Collecting and interpreting the output data 
As there is an output for every input-state applied to the machine, the. 
length of the output sequence is the same as the length of the test sequence. 
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1"t.is output scquencr should also be roll~cted and interpreted to see whether the 
machine is working properly i or not. 
One way to coJlect the output response sequence is storing it in the 
memory of a computer and comparing against the precalculated fault-free output 
sequence. But this makes the problems of memory space and computer time 
• consumption even more severe. Therefore, this solution is not suitable for 
practical purposes. 
Another way of collecting the output data is to use a method called data 
compression. In this method, the output response pattern is passed through a 
circuit (called a compacter) that produces fewer number of output bits than the 
input bits in a predefined way. The output of the compacter (which is 
relatively much shorter than the original output) is called the signature of the 
output response [2],[12]. This signature is compared with the fault-free 
signature to see whether the machine is working properly or not. This method 
avoids the above problems to some extent, but it has a serious problem of its 
own : \\7hen a large set of data (i.e-., the actual output response) is compressed 
to a relatively small signature, it is possible to get the same signature for 
several different sets of data. If, by chance, the faulty output response and the 
fault-free response have the same signature, then the existence of the faults will 
not be revealed. This comrnon phenomenon, known as aliasing, severely 
reduces-the fault coverage. 
Another problem with the data compression scheme is that a compacter 
circuit must be implemented to get the signature. This means extra hardware, 
and therefore, extra cost. 
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It s}1ould hf. obvious by now that thl' n1achin(' identification experirT\enl 
has several severe problems (including high cost,and, excessive memory space 
and computer run-time requirements) that prevent it from being a practically 
attractive so I u ti on. 
In the next section a new method which does not suffer from the above 
problems will be introduced. 
4.3 IMPLEMENTATION OF OFF-LINE DIST BASED ON THE 
NEW APPROACH 
This section will introduce a new method of testing asynchronous state 
machines based on the new approach presented in Section 2.3. 
The implementation of self-test will make use of the symmetry • 1n our 
scheme: In the test mode, the circuits in the A-set and those in the B-set will 
be driven by the same signal source and checking will be done by comparing 
corresponding outputs, which should be identical. The test mode will be 
invoked by an external signal T, applied through some input pin. The test will 
be exhaustive: For each input-state and all possible memory-states we shall 
compare the nev.' values of the state variables and the primary outputs. 
Implementation of self-test 
To accon1odate self-test, the following additions to or modifications of the 
synthesis scheme given in S·ection 2.3. ( with Option 2 used for the output 
circuit) will be made : 
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(I) A r.ounter with 111 +-d + I stages (\\·hich will be used as the common 
signal source) is added. Here m is the number of input leads and d i·is the 
number Qi irredundant state variables used (i.e., [log2nl in general). The 
uppermost ( most significant) m bits Cd+ 1 through Cm+d+ 1 take the place of the 
input leads x 1 through xm; bits C1 through Cd define the startir:ig memory state 
for a transition in the test mode; and; C0 controls the feedback and transition 
paths in the state variable generating networks. An external clock input {CLK) 
is added to clock the counter in the test mode. 
(2) In the test mode, the inputs x. are replaced by the uppermost bits of 
J 
the counter by the fol lowing modification : 
I -
X . = T Cd . + T X. 
J + J J 
for I~j~m; where x~ is now the input to the circuit in Figure 2-1, and· T 
J 
is the external input (used to put the machine into the test mode). 
(3) The feedback terms in the equations in part 3 of the Basic Net\\·ork 
Construction scheme of Section 2.3, which are P 1s8 i and P 2s Ai' are modified to 
I I P 1s8 i and P2sAi respectively, where 
p' 
I 
-T C0 + T P1 
T C0 + T P2 
So, in the test mode the feedback is enabled only when C0=1. Therefore, 
for every memory /input (total) state, the feedback is enabled as well as 
disabled. 
( 4) The excitation terms in the equations in part 3 of the Basic Netv.1ork 
Construction scheme of Section 2.3, which are P 1fi(X A,S8 ) and P 2fi{X 8 ,~A)., are 
modified io r:ri(XA,S~) and P~fi(XB,S~) respeciiv,cly, where 
I/ - -p1 = T Co + T p1 
·//1 
.... 
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and 
st is the set of all s~i such that 
and 
S; is the set of all s ;i such that 
-
for I ~i~d. 
Note that the and have no 
functional importance as mentioned before, should still be there to prevent any 
hazards. 
( 5) A fault detector circuit and an external FA ULT .output are added: 
FAULT = T l(sAI e 5 s1) + (sA2 (±) 582) + -----·-
+ (sAd (D 5 Bd) + (zlA e 2 IB) + ------
+ (zkA e 2 kB) + ------ ] + (Pl(±) P2) 
Testi11g the machine 
In Figure 4-1, the example machine given in Section 2.3 is partially 
redra\\'n to illustrate the modifications mentioned above. 
Keeping the figure in mind, it is easy to see how the machine will be 
tested : When T=O, the modified machine becomes an exact copy of the 
original one given in Section 2.3. To enter the test mode, a I is applied to the 
external test input T. Then the counter bits C0 to C 4 control the circ·uit · 
behaviour (Remember that in the example we have two inputs, so -m=2; and we 
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Example Machine Modified 
for Testing (cont.) : 
The Fault Detection 
Circuit 
• 
• 
• 
, 
have a two-bit state assignr11ent. ~, d =2; then rn-t d t I =5, so Wf' net>d a 5 l>il 
counter). When the feedback paths on both sides arc broken 
simultaneously and we actually have two identical combinational • • c1rcu1ts. 
Because the inputs to the circuits ( C 1 ,C2 for memory-state information and 
C3,C4 for input-state information) are identical, their outputs should also be the 
same. In fact, the outputs SA and S8 contain the next state which should be 
reached from the starting state and the input specified by the counter. These 
outputs are compared against each other by the XOR circuits. When C0=1, 
the feedback paths on both sides are established, and, SA and S8 should still be 
locked at the same value . This is also checked by the XOR circuits. 
... 
Moreover, the outputs zkA and zkB should also be the same at all times when 
T==l. Again, XOR circuits perform the comparison. Note that all these XOR 
circuits effect the FA ULT output. 
The next time the counter is clocked, C0 will again become 0, and because 
of the incrementation (i.e., carry), a new memory /input state pair will be 
applied to the machine. In this manner (by clocking the counter), all the 
possible memory /input state pairs will be tested. If the counter is cleared by 
the rising edge of the T signal (i.e., \\i·hen T becomes 1 for the first time), then 
application of 2m+d+I clock pulses will test the machine exhaustively, by taking 
it through all possible transitions. (Note that the application of 2m+d+I 
consecutive clock pulses will al'A·ays test the machine exhaustively, regardless of 
the initial state of the counter. So clearing the counter is not necessary.). If a 
fault is detected, the FA ULT output will become I indicating the detection. 
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' Fault Coverage 
' 
' 
If we use the same partitioning for the state machine that we have 
described at the beginning of Section 3.3, then we 
coverage on different parts of the machine separately. 
• 
can examine the fault 
Because of the symmetry in the state transition and output 
• • 
c1rcu1ts 
(remember we have used option 2 for the output circuit), any multiple fault 
that is not exactly symmetrical (with respect to A and B sides) will be detected 
by the test. Therefore the fault coverage is quite high on those circuits. 
Although there is no symmetry in the input-state change detecting circuit, 
and, P1,P2,P 1,P2 are supplied by the counter, the test still checks the operation 
of this circuit. This follows from the fact that the input-state supplied by the 
counter reaches the rest of the circuit through the input-state change detecting 
circuit. Therefore, if there is a fault in this circuit, then the input information 
supplied to the A and B sides will be different; and this will cause SA and S8 
to be different from each other, making FAULT=l. The faults "P 1 and P 2 
stuck-at-0 simultaneously" and "P ] and P2 stuck-at-I simultaneously" are 
detected by the tern1 (P 1 E) P 2) in the FA ULT circuit. 
Finally, note that the FA ULT signal is also meaningful during the normal 
operation (T=O) of the state machine. 
Ti111e required for the test 
As mentioned before, the test consists . of making T-1 and applying 
2m+d+I clock pulses, while checking the FAULT output. {Assuming that [log2nl 
st~te assignment is used). 
For a state n1achine with 128 memory-states and 32 input-states, we need 
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25" i..- J clock pulses. If the clock is running at 1 MIiz, it takt~s approxirnatt!ly 8 
mllllseconda to test the machine. This is a very acceptable duration. 
Extra hardware requirement 
Notice that the extra hardware required for BIST grows only 
logarithmically with the number of memory-states and input-states. Therefore, 
it may be guessed that, for state machines with a large number of 
memory /input states, the total hardware requirement according to the 
new BIST scheme will still be less than the hardware requirement of 
other methods (given in Section 2.2) without the BIST. 
Overview of the advantages of this scheme • 
The basic advantages of this scheme can be summarized as follows : 
-There is no need for test pattern generation, since the testing approach is 
independent of the flow table. 
-Application of the test is very easy, since only an external clock is 
needed. 
-There • 1s no need to observe the output sequence and to store it for 
future comparison. 
-Fault coverage is high. Moreover, because of the fact above, no data 
compression is required which means there will be no aliasing problem. 
(Remember, aliasing decreases the fault coverage). 
-The test length is re]atively short; and therefore, the test is fast. 
· - 56 
•• 
-Only a modest amount of extra hardware is required. Moreover, if th,•rc 
is more than one state machine on the chip, the counter may be shared, 
lowering the extra hardware requirement even further. 
machines can be tested simultaneously. 
Needless to say, all 
-Only three external pins should be added to the chip (T,CLK,F AULT). 
-When T=l, all the inputs (apart from CLK) are disabled, so testing 
when mounted on a board is also possible. 
4.4 COMPARISON OF THE TWO OFF-LINE DIST 
TECHNIQUES 
It is shown that the basic disadvantages of the machine identification 
experiment approach given in Section 4.2 (i.e., the high cost of generating and 
applying test patterns, large output data volumes, excessive computer run time 
and memory requirements, and, aliasing problems resulting from data 
compression) do not exist in the approach introduced in Section 4 .3. Moreover, 
the extra hard\\i·are requirement of the new approach is affordable. 
Finally,for large state machines,experiments become practically impossible 
to design and apply, whereas the approach gi\'en in Section 4.3 can still be used 
effectively, since it is flow table independent and can ·be applied in a relatively 
very short time. 
These major differences between the two approaches come from the fact 
that; experiments deal with the extcrhal behaviour of the machine (and therefore· 
depend on the flow table defining the macl1ine ), whereas the approa.ch of Section 
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4.3 deals directly with the hardwarr. realization of the machi11(1 (and thl·reforP is 
independent of the flow table). Notice that very similar .,_rguments arid 
conclusions are also valid for synchronous state machines (which are not 
examined in this thesis). 
--
• 
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Chapter 5 
FURTHER CONSIDERATIONS 
5.1 REALIZATION OF SYNCHRONOUS ST ATE MACHINES 
WITHOlJT USING FLIP-FLOPS 
Any synchronous state machine can be realized as an asynchronous state 
machine ( and therefore without using flip-flops) by treating the clock as an 
ordinary input. This con\'ersion doubles the number of memory and input 
states as shown in the following example. 
Assume we have the synchronous state machine shown below, realized by 
using rising edge triggered D flip-flops. 
A 
B 
C 
I I 
A 
C 
A 
]2 
B 
B 
C 
13 
C 
C 
B 
.This machine can be turned into an asynchronous state machine as follows 
.i-
(tbe first input is the stat~. of the clock) : 
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\\'hen this flow table is realized with the method described in Section 2.3, 
the resulting machine will behave exactly in the same manner as the original 
one does. 
The basic disadvantage of this realization is that, although we get rid of 
the flip-flops, we need to use more hardware, since the state transition and 
output networks v.rill be duplicated. 
The basic advantage of this scl1eme is that the testing technique described 
in Section 4.3 is more convenient and faster than the other testing schemes (like 
LSSD) used for synchronous machines. 
Therefore, if a fast testing scheme with a high fault coverage is necessary, 
then this kind of a realization may be preferred over the conventional flip-flop 
design. 
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5.2 REALIZATl()N OF ASYNCjHRC>N<>lJS ST A TE MACHINES 
WITH FLIP-FLOPS 
In this section, a new way of realizing asynchronous state machines will be 
introduced. 
Remember that an edge triggered (i.e., master-slave) flip-flop, which itself 
is a small asynchronous state machine , changes its state only when it is 
clocked, and its new state is determined by its inputs at the very instant that 
it is clocked. Because of this instantaneous nature of the change, the delays in 
the circuit do not affect a machine realized by flip-flops, and therefore no race 
problem arises. From another point of view, the cost of eliminating the race 
problem is that the machine needs a clock pulse to make a state change. 
Therefore, the way the clock pulse is generated will determine the behaviour of 
the machine . 
In the c·ases where the clock pulse is generated independent of the input-
state changes, the machine will be driven by the clock rather than the events 
occuring on its inputs. Such machines are called clock-driven (or synchronous). 
It has been explained at the beginning of the first chapter that, for several 
reasons, we need event-driven (or asynchronous) machines which respond to the 
input-state changes on their inputs. To realize such machines, two different 
design approaches can be used : 
( It Flip-flops are totalJy eliminated and the machine is designed by using 
feedbacks in the circuit. This approach, which we too have used in the 
previous chapters, has to deal with race problems. As a result of this, state 
assignment 
considerably. 
becomes more complex and 
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(2) Flip-nops can still h<' used l>y changing the WB)' the clock pulses are 
/\'--
generated. If a "clock circuit" is added such that it generates a clock pulse 
when and only when an input-state change occurs, then the machine will 
change its memory-state after each input-state change, and therefore it becomes 
event-driven. 
' The important point is that, like flip-flops, the clock circuit is an 
asynchronous state machine itself; and, as it will be the source of the clock 
pulse ( rather than the user of it), it has to be designed by some other means. 
For the second approach to make sense, the clock circuit should be 
affordable in size (i.e., should have a very little hardware requirement with 
respect to the original machine it will drive) and independent of the original 
flow table. 
It may be obvious by now that such a clock circuit has already been 
designed in Section 2.3. 
The clock circuit · 
Refer to the input-state change detecting circuit introduced in Section 2.3 
(Figures 2-1 and 2-2). 
Under stable state conditions the T signal in Figure 2-2 is always 0. 
Whenever an input-state change occurs, it first becomes 1, and sometime later it 
returns to 0. Therefore, this T signal is a perfect clock pulse. So, the input-
state change detecting circuit of Figures 2-1 and 2-2 can be used as the clock 
circuit. The clock output to be fed to the flip-flops is the T signal. 
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The design procedure 
As the nbove discussion has revealed, any asynchronous state machine can 
be realized by using flip-flops as follows : 
1) Make the state assignment in any desired way (without regard to races, 
since the race problem is solved by using flip-flops) and get the excitation and 
output equations in the conventional way, using rising edge triggered flip-flops. 
2) Use the input-state change detecting circuit of Section 2.3 (Figures 2-1 
and 2-2) as the clock circuit, and, feed the T signal to the clock inputs of the 
flip-flops. 
This machine will mimic the behaviour of the asynchronous state machine 
defined by the flow table. 
An example 
In Figure 5-1, the example machine given in Section 2.3 is realized with D 
flip-flops according to the procedure given above. 
Ti111ing and operation of the machine 
Refer to the Figures 2-1, 2-2 and 5-1. To simplify the timing analysis, 
assu·me that each AND or OR gate has a delay d ( therefore, the XOR gate has 
a delay_ 2d). Also assume that the excitation functions are implemented by 
using two-level AND /OR circuits. 
After being in a stable state for some time (with T==O), an input-state 
change occurs at time t0 • The effect of this input change will reach the D. 
inp11ts of the flip-flops at time t0+2d (Refer to Figure 5-1). The T signal will 
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becon1c I at tir11c L0--+ 5d ( Rrfer t<> 1:igurt·s 2-1 llnd 2-2). Thereforr th«· Oip-Oops 
will be clocked 3 gate delays after the arrival of new information on their D 
inputs. Needless to say, this arrival of the clock pulse after the stabilization of 
new values on the D inputs of the flip-flops is crucial for the correct operation 
of the machine. 
Note that the T signal will stay at I for approximately 9 gate delays time 
(i.e., T will become O again at time t0 + 14d). This time interval is more than 
enough as a pulse width. Finally, notice that the machine will be totally 
stabilized by the time T becomes 0. 
Hardware Requirement 
For an asynchronous state machine with 2" memory-states and 2m input-
states, the hardware requirement will be as follows : 
The input-state change detecting circuit will use m of the circuits shown 
in Figure 2-1 connected to the circuit shown in Figure 2-2 (Refer to Section 
2.3). As Figure 2-1 consists of I 1 gates, the total hard\vare requirement for the 
clock circuit will be l lm gates. This is a very tolerable number, especially for 
large machines. 
There will be n flip-flops. If D flip-flops (which are made of 6 gates) are 
used, this makes 6n gates. 
The rest of the circuit (the excitation functions and the output circuit) 
(\ 
will be realized with the · minimum possible hard,vare since the flog 2nl state 
assign1nen t can be used. 
Therefore, it can be concluded that, except for very small machines ( of 
. 
size n<8 and m<3), this approach will be economical in the use of l1ard·ware in 
realizing an asynrhr<>nous Htale rr1arhiuc·. F'or big m and n, its laard\\·ar<' 
requirement is even less than the approach of Section 2.3 . 
Testability 
It is possible to implement both on-line and off-line 81ST with this 
scheme. 
On-line 81ST can be implemented in a way that is very similar to that 
described in Section 3.3 . Since any state assignment is allowed, the k-out-of-n 
codes can be used, and, with the help of a self-checking checker, on-line testing 
can be done. 
Off-line BIST can be done by using any method that is defined for 
machines realized by flip-flops (like LSSD) [2]. Note that these methods test 
the state transition and output circuits, but not the clock circuit. To test the 
clock circuit one may still use the on-line checking scheme for input-state 
change detecting circuit (refer to Section 3.3), since the inputs are supplied 
externally in LSSD and similar methods. 
This section has introduced a new method of realizing asynchronous state 
machines which is very easy to use and requires much less hard\\·are than the 
other methods when the machine size is large. It is also suitable for 81ST, 
although the testing method is not as fast and as easy as the one given in 
Section 4.3. 
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5.3 SELF TIMED SYSTEMS 
A system is a set 
satisfies the following two 
of statr machines working together. 
properties, it is called self timed f 3] : 
' 
If a system 
(I) All system events should occur in a proper sequence; but nothing ever 
has to occur at a particular time. 
(2) Elements of the system (i.e., the state machines) should perform 
computational steps (i.e., state transitions) whose initiation is caused by sign
al 
e\'ents at their inputs and whose completion is indicated by signal 
events at 
their outputs. 
The System Elements 
To be able to realize such a system, we must first realize 
the system 
elements. 
A synchronous state machine will not respond to an input-state c
hange 
unless it is clocked. Moreover, it is clocked only at particular times
. Therefore 
synchronous state machines violate both of the above condition
s and cannot be 
used to realize self timed systems. 
An asynchronous state machine responds to input-state changes
 as soon as 
they occur. Unfortunately, if it is realized by any of the method
s given in 
Section 2.2, it can not signal the completion of its computational s
teps. On the 
9thcr hand, if it is realized by the method described in Section 5.2, 
then the 
falling edge of the T signal ( of the input-state change detecting circuit shown 
in 
Figures 2-1 and 2-2) shows the completion of the computational steps. 
Therefore, an asynchronous state machine realized by the method of 
Section 5.2 
is an effective self timed system element. 
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Note that, with t.hf' addition of a few gate cJelays to the-
1" signal~ an 
asynchronous state machine realized by the method of Sf:'ctio
n 2.3 can also be 
used as a self timed system element. 
In the system level we are interested in only the inpu
t, output and T 
signals of asynchronous state machines; so, the following 
discussion is equally 
valid for the machines realized by the methods of Sections 
2.3 and 5.2 . 
The Self Timed System 
Now that the the proper system elements are defined, 
it is possible to 
realize the system in several different ways. 
The machines in a system will be connected to each oth
er through some 
interconnection networks. It is the complexity of these interc
onnection networks 
that defines how c)ever and how flexible the design will be. 
It is the respo11sibility of the interconnection network to
 interpret the T 
signals of the system elements and arrange the commun
ications b(\t ween them 
accordingly. To have a self timed system, an interconnec
tion network should at 
least quarantee the following two conditi~ns [3] : 
I) An element will not be called upon to initiate an operation until after 
it has indicated that it has completed its previous oper
ation. (i.e., A new 
input-state will not be applied to a machine until its T s
ignal drops to 0.) 
2) The output of an element should not be permitted to affect ano
ther 
element until after it has indicated that its operation is
 cornpletc (i.e., it has 
stabilized) by dropping its T signal to 0. 
To see why the second condition is necessary, refer to
 the input-state 
. 
change detecting circuit (Figures 2-1 and 2-2). Notice t.l1at this circu
it enables 
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a transition from any input-stat<~ to any other input-stale (even if t.wo or more 
inputs are different between these states) provided that all the input changes 
occur in a certain time interval. This "certain time interval" is quite lon
g for 
the machines realized by the method of Section 2.3 (an interval of 10 gate 
delays is easily acceptable) ; but, it can be a maximum of 2 gate delays ( unless 
the T signal is delayed by adding some extra gates) for the machines realized 
by the method of Section 5.2 . In any case, there is a certain time inte
rval 
that should not be violated. In a situation where some number of outputs 
of a 
machine A are connected to the the inputs of a machine B, this time int
erval 
may be violated because of the internal delays in machine A. In other w
ords, 
the total time elapsed from the beginning of the first output change to the
 end 
of the last output change (in machine A) may be longer than this certain time 
interval. In such a case, machine B will either feel a new input-state c
hange 
before it is stabilized ( violating condition l ), or, it will feel more than one 
input-state changes and accordingly/ will go through more than one transi
tion. 
In any case, machine B will end up at a wrong memory-state. Condition 
2 is 
imposed to preve11t such problems. 
It is possible to design several types of interconnection networks that wil1 
satisfy the above conditions. The range of these possibilities. are too wide t
o be 
discussed here, but a simple example can be presented for illustrative purpos
es. 
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A Simple Interconnection Network 
A very simple interconnection network (made of a bank of rising edgf'-
triggered D flip-flops) that handles the information transfer between two 
machines is shown in Figure 5-2. 
To show how this simple network satifies the above conditions, its 
operation will be explained briefly : 
Under stable state conditions Ti=O and Ti+ 1=0 . The input-state of the 
machine Mi+ 1 is determined by the flip-flop bank. When an event initiates an 
operation in machine M.. T. \\'ii) become I. The clock pulse to the flip-flop 
I I 
bank will fall to 0. After the outputs of M. are stabilized, T. \\'ill become 0 I I 
again. Then the clock pulse to the flip-flop bank will rise to a I and the the 
flip-flops will be trigerred, letting the new input-state information reach machine 
Mi+i· This will make ~i+ 1=1, which pulls the clock signal to the flip-flop bank 
to 0. Therefore Ti+ 1 quarantees that the input-state information to the 
machine Mi+I will not change until it stabilizes. When Mi+l stabilizes, Ti+l 
becomes O again. At this point there are three possibilities : 
1- If machine Mi has not gone through any other operations in the time 
being (and in this case Ti--=O), Ti+l will clock the flip-flop bank again ; but this 
\Viii make no harm since no new input state will be applied to machine Mi+ 1, 
and hence no new operation will bt' initiated in Mi+ 1• Both machines will stay 
in this -stable· state until so111e new event arrives at the inputs of machine Mr 
2- If machine Mi has initiated a new operation while Mi+I \\'as updated 
and is still busy with it, T. would be I, forcing the clock line to the flip-flop 
I 
bank to be zero. When M. then stabilizes, T. will become O and thereby· I I 
trigger the bank (since Ti+ 1==0). Then the new input-state information will 
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Figure 5-2: A si1n1>lc int.erc<>nn~rtic,n Jl(!t."'ork 
• 
reach machine M,. 1, and a new cycle will begin. 
3- If machine Mi has completed a new operation whil• Mi+ 1 was updated , 
r. would be 0. Therefore, Ti+ 1 becoming O will trigger the nip-nop bank and 
transfer the new input-state information to machine M,. 1• A new cycle begins. 
The extreme simplicity of the illustrative interconnection network examined 
above introduces several limitations on the interconnection pattern of the 
n1achines. In real life systems more clever interconnection networks can be used 
and therefore more complex self timed systems can be designed. 
The main purpose of this section \\'as to show that, an asynchronous 
state machine designed by one of the methods described in Sections 
2.3 or 5.2 can be used as a self ti1ned system element since it can 
signal the completion of its operations. Once the elements are designed, 
' 
cascading them through clever interconnection networks to create a self timed 
system is not a n1ajor problen1. 
,. ' "'. .I 
Chapter 6 
CONCLUSION 
.. 
In this thesis we have presented _ two promising new approaches to testable 
realizations of asynchronous state machines. 
The first new realization approach is given in Section 2.3 . It enables the 
use of any state assignment without regard to races. As a result of this 
flexibility, it is possible to use the conventional [log2n] state assignment, which 
calls for hard\\1are that grows only logarithmically with the size of the flow 
table defining the machine. It was shown that, when machines get large (i.e., 
when they have a large number of input and/or memory states) this approach 
uses much less hardware than other realizations described in the literature. 
Moreover, this easy-to-design hardware realization is highly suitable for Built In 
Self Test. 
The input-st.ate change detecting circuit used in this approach enables the 
consecutive application of input-states which differ in any number of input 
variables. As any other previous method described in ·the literature is based on 
the assumption that only· a single input variable will change between two 
consecutive input-states, this major difference adds a new dimension to the 
flexibility of machine design. 
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It is shown in (;hapt.er 3 that on-lin«' IJIST can b,! easil)· in1pl<'rncnL<'d 
with this new approach. Because of the freedom in choosing the state 
assignment, any self-checking codr can be used. In particular, k-out-of-n codes 
( with a self-checking checker) are applicable, and therefore the increase in 
hardware due to coding can be made reasonable. Moreover, the nature of the 
hardware realization results in high fault coverage. 
Chapter 4 showed that the symmetr)' in the nature of the realization 
method can be used to implement off-line 81ST. The necessary modifications 
for this purpose are entirely no~· table independent and the extra hardware 
requirement is acceptable. The test is also flow table independent., so there is 
no need for any kind of test generation algorithm. 
The length of the test is acceptable: and as the test is applied by merely 
clocking the machine in the test mode, tht· time required for thr test is quite 
short. All the multiple faults \\'hich are not exactly symmetrical can be 
detected, so fault coverage is very high. 
It is possible to implement on-Jine and off-line 81ST sirnuJt.aneousJy, so it 
is not necessary to make a choice betv.-een them. ~1oreover, such a dual testing 
scheme wiJJ increase the fault coverage even further, ~ince the faults that may 
go undetected under one testing method \\·ilJ be caught b)' the other one. 
In the first section of Chapter 5, it is shown that synchronous macl1ines · 
can also be defined by a flow table (i.e., as if they were asynchronous) and in 
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this \\'8Y th('y can be realized by the methods given for asynchronous state 
machines. Such a realization may be preferred so that one can make use of the 
testing schemes mentioned above, but the price to be paid for this will be a 
substantial increase in the hardware requirement. 
A second new realization approach for asynchronous state machines is 
given in Section 5.2 . This approach is based on the observation that, what 
makes a machine synchronous or asynchronous is not whether flip-flops are used 
to implement it or not, but the way the clock pulses to the flip-flops are 
generated. A suitable circuit (i.e., one with an acceptable hard"·are complexity) 
that generates the desired clock pulse pattern for asynchronous operation is 
sho\\·n; and a method to realize asynchronous state machines (\\·ith the help of 
this circuit) by using flip-flops is given. This method keeps the total hardware 
requirement of an asynchronous state machine at a rninimum - especially when 
the n1achine is large. Moreover, it is also suitable for 81ST. 
Finally, Section 5.3 showed that any asynchronous state machine realized 
by either of the two new methods introduced in this thesis can be used as a 
self timed systcrn element. By combining these self timed S)'Stem elements 
through clever interconnection net\vorks, it is possible to design various kinds of 
self timed systems serving various kinds of needs . 
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Appendix A 
Closer Look at the Circuits Used in 
the Realizing 
State l\1achines by 
Asynchronous 
the New Approaches 
The equivalent of the simple circuit shown in Figure A-1 is used in both 
the input-state change detecting circuit (Refer to Figure 2-1) and in the state 
transition circuits that generate the state variables (llefer to Figure 2-3). 
The external behaviour of the circuit shov.n in Figure A- I can be defined 
by the following flow table : 
(I) S 1 
(0) S2 
00 
®,1 
@,o 
xP 
11 
01 
S2 
@) ,0 
10 
® ,1 
@,o 
I 1 
@) ,1 
SJ 
Using the one bit st.ate assignment shown, the excitation equation defining 
the circuit is : 
-Y = xP + yP + yx 
The term "yx" here is necessary to prevent any hazards that may occur 
during the transitions. A brief examination of a few transitions on Figure 2-1 
will reveal this fact. (The circuit in Figure 2-1 uses two of the circuits shown 
in· Figur·e A-l. The P signal in Figure A-1 is replaced by P 1 on one side and 
P 2 on the other.) 
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Figure A-1: The simple state machine 
Notice that the x signal of Figure A-1 corresponds to fi(X,S) in the 
transition circuits of Figure 2-3. 1 Therefore rewriting the equation as 
-Y = x(P + y) + yP 
explains why the circuit equations of Section 2.3 have the form 
etc ... 
Figure A-2 shows the genera) form of a circuit defined by the above 
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rqualion. Cornparing ~"igurtt 2-3 \\'ilh Figur(• A-2 will sho\\· that exactly tl1 
same type of implementation is used to realize the exarnple machine given in 
Section 2.3 . 
Figure A-2: T~1e version used in transition circuits 
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